1 Publication
2019
SoC interconnection protection through formal verification
He, Jiaji⋅Guo, Xiaolong⋅Meade, Travis⋅Dutta, Raj G⋅Zhao, Yiqiang and Jin, Yier
Integration, the VLSI Journal, vol. 64, Jan 2019. | Journal Article